


# Rambus<sup>®</sup> XDR™ Clock Generator with Zero SDA Hold Time

#### **Features**

- Meets Rambus<sup>®</sup> Extended Data Rate (XDR<sup>™</sup>) clocking requirements
- 25 ps typical cycle-to-cycle jitter
  □ −135 dBc/Hz typical phase noise at 20 MHz offset
- 100 or 133 MHz differential clock input
- 300–667 MHz high speed clock support
- Quad (open drain) differential output drivers
- Supports frequency multipliers: 3, 4, 5, 6, 9/2 and 15/4
- Spread Aware<sup>™</sup>
- 2.5V operation
- 28-pin TSSOP package

Table 1. Device Comparison

| CY24271   | CY24272   |
|---|---|
|   | SDA hold time = 0 ns (I <sup>2</sup> C compliant)   |
| R <sub>RC</sub> = 200Ω typical<br>(Rambus standard drive) | $R_{RC} = 295\Omega$ minimum (Reduced output drive) |





#### **Pinouts**

Figure 1. Pin Diagram - 28 Pin TSSOP




Table 2. Pin Definition - 28 Pin TSSOP

| Pin No. | Name    | Ю   | Description   |
|---------|---------|-----|---|
| 1       | VDDP    | PWR | 2.5V power supply for phased lock loop (PLL)            |
| 2       | VSSP    | GND | Ground  |
| 3       | ISET    | I   | Set clock driver current (external resistor)            |
| 4       | VSS     | GND | Ground  |
| 5       | REFCLK  | I   | Reference clock input (connect to clock source)         |
| 6       | REFCLKB | I   | Complement of reference clock (connect to clock source) |
| 7       | VDDC    | PWR | 2.5V power supply for core                              |
| 8       | VSSC    | GND | Ground  |
| 9       | SCL     | I   | SMBus clock (connect to SMBus)                          |
| 10      | SDA     | I   | SMBus data (connect to SMBus)                           |
| 11      | EN      | I   | Output Enable (CMOS signal)                             |
| 12      | ID0     | I   | Device ID (CMOS signal)                                 |
| 13      | ID1     | I   | Device ID (CMOS signal)                                 |
| 14      | /BYPASS | I   | REFCLK bypassing PLL (CMOS signal)                      |
| 15      | VDD     | PWR | Power supply for outputs                                |
| 16      | CLK3B   | 0   | Complement clock output                                 |
| 17      | CLK3    | 0   | Clock output  |
| 18      | VSS     | GND | Ground  |
| 19      | CLK2B   | 0   | Complement clock output                                 |
| 20      | CLK2    | 0   | Clock output  |
| 21      | VSS     | GND | Ground  |
| 22      | VDD     | PWR | Power supply for outputs                                |
| 23      | CLK1B   | 0   | Complement clock output                                 |
| 24      | CLK1    | 0   | Clock output  |
| 25      | VSS     | GND | Ground  |
| 26      | CLK0B   | 0   | Complement clock output                                 |
| 27      | CLK0    | 0   | Clock output  |
| 28      | VDD     | PWR | Power supply for outputs                                |



#### **PLL Multiplier**

Table 3 shows the frequency multipliers in the PLL, selectable by programming the SMBus registers MULT0, MULT1, and MULT2. Default multiplier at power up is 4.

Table 3. PLL Multiplier Selection

|       | Register |       | Frequency Multiplier   | Output Frequency (MHz)               |  |  |  |  |
|-------|----------|-------|------------------------|--------------------------------------|--|--|--|--|
| MULT2 | MULT1    | MULT0 | i requericy multiplier | $REFCLK = 100 MHz^{[1]}, REFSEL = 0$ | REFCLK = 133 MHz <sup>[1]</sup> , REFSEL = 1 |  |  |  |
| 0     | 0        | 0     | 3                      | 300                                  | 400  |  |  |  |
| 0     | 0        | 1     | 4                      | 400 <sup>[2]</sup>                   | _  |  |  |  |
| 0     | 1        | 0     | 5                      | 500                                  | 667  |  |  |  |
| 0     | 1        | 1     | 6                      | 600                                  | _  |  |  |  |
| 1     | 0        | 0     | Reserved               | -                                    | _  |  |  |  |
| 1     | 0        | 1     | 9/2                    | 450                                  | 600  |  |  |  |
| 1     | 1        | 0     | Reserved               | _                                    | _  |  |  |  |
| 1     | 1        | 1     | 15/4                   | 375                                  | 500  |  |  |  |

#### Input Clock Signal

The XCG receives either a differential (REFCLK/REFCLKB) or a single-ended reference clocking input (REFCLK).

When the reference input clock is from a different clock source, it must meet the voltage levels and timing requirements listed in DC Operating Conditions on page 7 and AC Operating Conditions on page 8.

For a single-ended clock input, an external voltage divider and a supply voltage, as shown in Figure 2 on page 6, provide a reference voltage  $V_{TH}$  at the REFCLKB pin. This determines the proper trip point of REFCLK. For the range of  $V_{TH}$  specified in DC Operating Conditions on page 7, the outputs also meet the DC and AC Operating Conditions tables.

#### **Modes of Operation**

The modes of operation are determined by the logic signals applied to the EN and /BYPASS pins and the values in the five SMBus Registers: RegTest, RegA, RegB, RegC, and RegD. Table 5 on page 4 shows selection from one to all four of the outputs, the Outputs Disabled Mode (EN = low), and Bypass Mode (EN = high, /BYPASS = low). There is an option reserved for vendor test. Disabled outputs are set to High Z.

At power up, the SMBus registers default to the last entry in Table 6 on page 5. The value at RegTest is 0. The values at RegA, RegB, RegC, and RegD are all '1'. Thus, all outputs are controlled by the logic applied to EN and /BYPASS.

Table 4. SMBus Device Addresses for CY24272

| ×      | Hex       |         | 8-bit SMBus Device Address Including Operation |   |   |   |     |     | Operation |        |
|--------|-----------|---------|--|---|---|---|-----|-----|-----------|--------|
| Device | Operation | Address | Five Most Significant Bits                     |   |   |   | its | ID1 | ID0       | WR#/RD |
| 0      | Write     | D8      |  |   |   | 1 |     | 0   | 0         | 0      |
|        | Read      | D9      |  |   |   |   | 1   |     |           | 1      |
| 1      | Write     | DA      |  |   | 0 |   |     | 0   | 1         | 0      |
| '      | Read      | DB      | 4  | 4 |   |   |     |     |           | 1      |
| 2      | Write     | DC      | '  | ' |   |   |     | 4   | 0         | 0      |
| 2      | Read      | DD      |  |   |   |   |     | ļ   |           | 1      |
| 3      | Write     | DE      |  |   |   |   |     | 1   | 1         | 0      |
| 3      | Read      | DF      |  |   |   |   |     | 1   |           | 1      |

- Output frequencies shown in Table 3 are based on nominal input frequencies of 100 MHz and 133.3 MHz. The PLL multipliers are applicable to spread spectrum modulated input clock with maximum and minimum input cycle time. The REFSEL bit in SMBus 81h is set correctly as shown.
- 2. Default PLL multiplier at power up.



Table 5. Modes of Operation for CY24272

| EN | /BYPASS | RegTest          | RegA             | RegB             | RegC             | RegD             | CLK0/CLK0B                        | CLK1/CLK1B         | CLK2/CLK2B         | CLK3/CLK3B         |
|----|---------|------------------|------------------|------------------|------------------|------------------|-----------------------------------|--------------------|--------------------|--------------------|
| L  | Х       | Х                | Х                | Х                | Х                | Х                | High Z                            | High Z             | High Z             | High Z             |
| Н  | Х       | 1                | Х                | Х                | Х                | Х                |                                   | Reserved for       | Vendor Test        |                    |
| Н  | L       | 0                | Х                | Х                | Х                | Х                | REFCLK/<br>REFCLKB <sup>[3]</sup> | REFCLK/<br>REFCLKB | REFCLK/<br>REFCLKB | REFCLK/<br>REFCLKB |
| Н  | Н       | 0                | 0                | 0                | 0                | 0                | High Z                            | High Z             | High Z             | High Z             |
| Н  | Н       | 0                | 0                | 0                | 0                | 1                | High Z                            | High Z             | High Z             | CLK/CLKB           |
| Н  | Н       | 0                | 0                | 0                | 1                | 0                | High Z                            | High Z             | CLK/CLKB           | High Z             |
| Н  | Н       | 0                | 0                | 0                | 1                | 1                | High Z                            | High Z             | CLK/CLKB           | CLK/CLKB           |
| Н  | Н       | 0                | 0                | 1                | 0                | 0                | High Z                            | CLK/CLKB           | High Z             | High Z             |
| Н  | Н       | 0                | 0                | 1                | 0                | 1                | High Z                            | CLK/CLKB           | High Z             | CLK/CLKB           |
| Н  | Н       | 0                | 0                | 1                | 1                | 0                | High Z                            | CLK/CLKB           | CLK/CLKB           | High Z             |
| Н  | Н       | 0                | 0                | 1                | 1                | 1                | High Z                            | CLK/CLKB           | CLK/CLKB           | CLK/CLKB           |
| Н  | Н       | 0                | 1                | 0                | 0                | 0                | CLK/CLKB                          | High Z             | High Z             | High Z             |
| Н  | Н       | 0                | 1                | 0                | 0                | 1                | CLK/CLKB                          | High Z             | High Z             | CLK/CLKB           |
| Н  | Н       | 0                | 1                | 0                | 1                | 0                | CLK/CLKB                          | High Z             | CLK/CLKB           | High Z             |
| Н  | Н       | 0                | 1                | 0                | 1                | 1                | CLK/CLKB                          | High Z             | CLK/CLKB           | CLK/CLKB           |
| Н  | Н       | 0                | 1                | 1                | 0                | 0                | CLK/CLKB                          | CLK/CLKB           | High Z             | High Z             |
| Н  | Н       | 0                | 1                | 1                | 0                | 1                | CLK/CLKB                          | CLK/CLKB           | High Z             | CLK/CLKB           |
| Н  | Н       | 0                | 1                | 1                | 1                | 0                | CLK/CLKB                          | CLK/CLKB           | CLK/CLKB           | High Z             |
| Н  | Н       | 0 <sup>[4]</sup> | 1 <sup>[4]</sup> | 1 <sup>[4]</sup> | 1 <sup>[4]</sup> | 1 <sup>[4]</sup> | CLK/CLKB                          | CLK/CLKB           | CLK/CLKB           | CLK/CLKB           |

#### **Device ID and SMBus Device Address**

The device ID (ID0 and ID1) is a part of the SMBus device 8-bit address. The least significant bit of the address designates a write or read operation. Table 4 on page 3 shows the addresses for four CY24272 devices on the same SMBus.

#### SMBus Protocol

The CY24272 is a slave receiver supporting operations in the word and byte modes described in sections 5.5.4 and 5.5.5 of the SMBus Specification 2.0.

DC specifications are modified to Rambus standard to support 1.8, 2.5, and 3.3 volt devices. Time out detection and packet error protocol SMBus features are not supported.

Hold time for SDA is reduced relative to the CY24271, so that it is compatible with  $I^2C$ .

#### **SMBus Data Byte Definitions**

Three data bytes are defined for the CY24272. Byte 0 is for programming the PLL multiplier registers and clock output registers.

The definition of Byte 2 is shown in Table 6, Table 7, and Table 8 on page 5. The upper five bits are the revision numbers of the device and the lower three bits are the ID numbers assigned to the vendor by Rambus.

- 3. Bypass Mode: REFCLK bypasses the PLL to the output drivers.
- 4. Default mode of operation is at power up.



#### Table 6. Command Code 80h<sup>[5]</sup>

| Bit | Register | POD | Туре | Description   |
|-----|----------|-----|------|---|
| 7   | Reserved | 0   | RW   | Reserved (no internal function)                     |
| 6   | MULT2    | 0   | RW   | PLL Multiplier Select (reference Table 3 on page 3) |
| 5   | MULT1    | 0   | RW   |   |
| 4   | MULT0    | 1   | RW   |   |
| 3   | RegA     | 1   | RW   | Clock 0 Output Select                               |
| 2   | RegB     | 1   | RW   | Clock 1 Output Select                               |
| 1   | RegC     | 1   | RW   | Clock 2 Output Select                               |
| 0   | RegD     | 1   | RW   | Clock 3 Output Select                               |

#### Table 7. Command Code 81h<sup>[5]</sup>

| Bit | Register | POD | Туре | Description  |  |
|-----|----------|-----|------|--|--|
| 7   | Reserved | 0   | RW   | Reserved (no internal function)                          |  |
| 6   | Reserved | 0   | RW   |  |  |
| 5   | Reserved | 0   | RW   |  |  |
| 4   | Reserved | 0   | RW   |  |  |
| 3   | Reserved | 1   | RW   | Reserved (must be set to '1' for proper operation)       |  |
| 2   | REFSEL   | 0   | RW   | Reference Frequency Select (reference Table 3 on page 3) |  |
| 1   | Reserved | 0   | RW   | Reserved (must be set to '0' for proper operation)       |  |
| 0   | RegTest  | 0   | RW   | Reserved (must be set to '0' for proper operation)       |  |

#### Table 8. Command Code 82h<sup>[5]</sup>

| Bit | Register           | POD | Type | Description   |
|-----|--------------------|-----|------|---|
| 7   | Device             | ?   | RO   | Contact factory for Device Revision Number information. |
| 6   | Revision<br>Number | ?   | RO   |   |
| 5   | Number             | ?   | RO   |   |
| 4   |                    | ?   | RO   |   |
| 3   |                    | ?   | RO   |   |
| 2   | Vendor ID          | 0   | RO   | Rambus assigned Vendor ID Code                          |
| 1   |                    | 1   | RO   |   |
| 0   |                    | 0   | RO   |   |

Document Number: 001-42414 Rev. \*\*

Note
5. RW = Read and Write, RO = Read Only, POD = Power on default. See Table 3 on page 3 for PLL multipliers and Table 5 on page 4 for clock output selections.



REFCLKB
REFCLK

XDR Clock Generator

Differential Input

Supply Voltage

REFCLK

REFCLK

Single-ended Input

Single-ended Input

Figure 2. Differential and Single-Ended Clock Inputs

#### **Absolute Maximum Conditions**

| Parameter          | Description                            | Condition                   | Min  | Max                   | Unit |
|--------------------|--|-----------------------------|------|-----------------------|------|
| $V_{DD}$           | Clock Buffer Supply Voltage            |                             | -0.5 | 4.6                   | V    |
| $V_{DDC}$          | Core Supply Voltage                    |                             | -0.5 | 4.6                   | V    |
| $V_{DDP}$          | PLL Supply Voltage                     |                             | -0.5 | 4.6                   | V    |
| V <sub>IN</sub>    | Input Voltage (SCL and SDA)            | Relative to V <sub>SS</sub> | -0.5 | 4.6                   | V    |
|                    | Input Voltage (REFCLK/REFCLKB)         | Relative to V <sub>SS</sub> | -0.5 | V <sub>DD</sub> + 1.0 | V    |
|                    | Input Voltage                          | Relative to V <sub>SS</sub> | -0.5 | V <sub>DD</sub> + 0.5 | V    |
| T <sub>S</sub>     | Temperature, Storage                   | Non-functional              | -65  | 150                   | °C   |
| T <sub>A</sub>     | Temperature, Operating Ambient         | Functional                  | 0    | 70                    | °C   |
| TJ                 | Temperature, Junction                  | Functional                  | _    | 150                   | °C   |
| Ø <sub>JA</sub>    | Junction to Ambient thermal resistance | Zero air flow               | _    | 100                   | °C/W |
| ESD <sub>HBM</sub> | ESD Protection (Human Body Model)      | MIL-STD-883, Method 3015    | 2000 | _                     | V    |



## **DC Operating Conditions**

| Parameter                          | Description   | Condition | Min                   | Max                   | Unit |
|------------------------------------|---|-----------|-----------------------|-----------------------|------|
| V <sub>DDP</sub>                   | Supply Voltage for PLL                                  | 2.5V ± 5% | 2.375                 | 2.625                 | V    |
| $V_{DDC}$                          | Supply Voltage for Core                                 | 2.5V ± 5% | 2.375                 | 2.625                 | V    |
| $V_{DD}$                           | Supply Voltage for Clock Buffers                        | 2.5V ± 5% | 2.375                 | 2.625                 | V    |
| V <sub>IHCLK</sub>                 | Input High Voltage, REFCLK/REFCLKB                      |           | 0.6                   | 0.95                  | V    |
| V <sub>ILCLK</sub>                 | Input Low Voltage, REFCLK/REFCLKB                       |           | -0.15                 | +0.15                 | V    |
| V <sub>IXCLK</sub> [6]             | Crossing Point Voltage, REFCLK/REFCLKB                  |           | 200                   | 550                   | mV   |
| ΔV <sub>IXCLK</sub> <sup>[6]</sup> | Difference in Crossing Point Voltage, REFCLK/REFCLKB    |           | -                     | 150                   | mV   |
| V <sub>IH</sub>                    | Input Signal High Voltage at ID0, ID1, EN, and /BYPASS  |           | 1.4                   | 2.625                 | V    |
| V <sub>IL</sub>                    | Input Signal Low Voltage at ID0, ID1, EN, and /BYPASS   |           | -0.15                 | 0.8                   | V    |
| V <sub>IH,SM</sub>                 | Input Signal High Voltage at SCL and SDA <sup>[7]</sup> |           | 1.4                   | 3.465                 | V    |
| $V_{IL,SM}$                        | Input Signal Low Voltage at SCL and SDA                 |           | -0.15                 | 0.8                   | V    |
| V <sub>TH</sub> <sup>[8]</sup>     | Input Threshold Voltage for single-ended REFCLK         |           | 0.35                  | 0.5V <sub>DD</sub>    | V    |
| V <sub>IH,SE</sub>                 | Input Signal High Voltage for single-ended REFCLK       |           | V <sub>TH</sub> + 0.3 | 2.625                 | V    |
| V <sub>IL,SE</sub>                 | Input Signal Low Voltage for single-ended REFCLK        |           | -0.15                 | V <sub>TH</sub> – 0.3 | V    |
| T <sub>A</sub>                     | Ambient Operating Temperature                           |           | 0                     | 70                    | °C   |

Not 100% tested except V<sub>IXCLK</sub> and ΔV<sub>IXCLK</sub>. Parameters guaranteed by design and characterizations, not 100% tested in production.
 This range of SCL and SDA input high voltage enables the CY24272 for use with 3.3V, 2.5V, or 1.8V SMBus voltages.
 Single-ended operation guaranteed only when 0.8 < (V<sub>IH,SE</sub> – V<sub>TH</sub>)/(V<sub>TH</sub> – V<sub>IL·SE</sub>) < 1.2.</li>



#### **AC Operating Conditions**

The AC operating conditions follow.<sup>[6]</sup>

| Parameter                            | Description   | Condition  | Min | Max                 | Unit               |
|--------------------------------------|---|--|-----|---------------------|--------------------|
| t <sub>CYCLE,IN</sub>                | REFCLK, REFCLKB input cycle time                                  | REFSEL = 0, /BYPASS = High   | 9   | 11                  | ns                 |
|                                      |   | REFSEL = 1, /BYPASS = High   | 7   | 8                   | ns                 |
|                                      |   | /BYPASS = Low  | 4   | _                   | ns                 |
| t <sub>JIT,IN(cc)</sub>              | Input Cycle to Cycle Jitter <sup>[9]</sup>                        |  | _   | 185                 | ps                 |
| t <sub>DCIN</sub> [10]               | Input Duty Cycle  | Over 10,000 cycles   | 40% | 60%                 | t <sub>CYCLE</sub> |
| t <sub>RIN</sub> / t <sub>FIN</sub>  | Rise and Fall Times   | Measured at 20%–80% of input voltage for REFCLK and REFCLKB inputs | 175 | 700                 | ps                 |
| Δt <sub>RIN</sub> / t <sub>FIN</sub> | Rise and Fall Times Difference                                    |  | _   | 150                 | ps                 |
| p <sub>MIN</sub> [11]                | Modulation Index for triangular modulation                        |  | _   | 0.6                 | %                  |
|                                      | Modulation Index for non-triangular modulation                    |  | _   | 0.5 <sup>[12]</sup> | %                  |
| f <sub>MIN</sub> <sup>[11]</sup>     | Input Frequency Modulation  |  | 30  | 33                  | kHz                |
| t <sub>SR,IN</sub>                   | Input Slew Rate (measured at 20%–80% of input voltage) for REFCLK |  | 1   | 4                   | V/ns               |
| C <sub>IN,REF</sub>                  | Capacitance at REFCLK inputs                                      |  | _   | 7                   | pF                 |
| C <sub>IN,CMOS</sub>                 | Capacitance at CMOS inputs  |  | _   | 10                  | pF                 |
| f <sub>SCL</sub>                     | SMBus clock frequency input in SCL pin                            |  | DC  | 100                 | kHz                |

#### **DC Electrical Specifications**

| Parameter                         | Description  | Min  | Тур  | Max  | Unit |
|-----------------------------------|--|------|------|------|------|
| V <sub>OX</sub> [6]               | Differential output crossing point voltage <sup>[13]</sup>                                 | -    | 1.08 | -    | V    |
| V <sub>COS</sub> <sup>[6]</sup>   | Output voltage swing (peak-to-peak single-ended) <sup>[14]</sup>                           | _    | 400  | _    | mV   |
| V <sub>OL,ABS</sub>               | Absolute output low voltage at CLK[3:0], CLK[3:0]B <sup>[15]</sup>                         | 0.85 | _    | _    | V    |
| V <sub>ISET</sub>                 | Reference voltage for swing controlled current, I <sub>REF</sub>                           | 0.98 | 1.0  | 1.02 | V    |
| I <sub>DD</sub> <sup>[7]</sup>    | Power Supply Current at 2.625V, f <sub>ref</sub> = 100 MHz, and f <sub>out</sub> = 300 MHz | _    | _    | 85   | mA   |
| I <sub>DD</sub> <sup>[7]</sup>    | Power Supply Current at 2.625V, f <sub>ref</sub> = 133 MHz, and f <sub>out</sub> = 667 MHz | _    | _    | 125  | mA   |
| I <sub>OL</sub> /I <sub>REF</sub> | Ratio of output low current to reference current <sup>[16]</sup>                           | 6.8  | 7.0  | 7.2  |      |
| I <sub>OL,ABS</sub>               | Minimum current at V <sub>OL,ABS</sub> <sup>[17]</sup>                                     | 25   | _    | _    | mA   |
| V <sub>OL,SDA</sub>               | SDA output low voltage at test condition of SDA output low current = 4 mA                  | _    | _    | 0.4  | V    |
| I <sub>OL,SDA</sub>               | SDA output low voltage at test condition of SDA voltage = 0.8V                             | 6    | _    | _    | mA   |
| I <sub>OZ</sub>                   | Current during High Z per pin at CLK[3:0], CLK[3:0]B                                       | _    | _    | 10   | μА   |
| Z <sub>OUT</sub>                  | Output dynamic impedance when clock output signal is at $V_{OL} = 0.9V^{[18]}$             | 1000 | _    | _    | Ω    |

- 9. Jitter measured at crossing points and is the absolute value of the worst case deviation.
- 10. Measured at crossing points.
- 11. If input modulation is used; input modulation is allowed but not required.
- 12. The amount of allowed spreading for any non-triangular modulation is determined by the induced downstream tracking skew that cannot exceed the skew generated by the specified 0.6% triangular modulation. Typically, the amount of allowed non-triangular modulation is about 0.5%.
- 13. V<sub>OX</sub> is measured on external divider network.
- 14.  $V_{COS}$  = (clock output high voltage clock output low voltage), measured on the external divider network.
- 15.  $V_{OL\_ABS}$  is measured at the clock output pins of the package.

- 16. I<sub>REF</sub> is equal to V<sub>ISET</sub>/R<sub>R</sub>C.

  17. Minimum I<sub>OL,ABS</sub> is measured at the clock output pin with R<sub>RC</sub> = 266 ohms or less.

  18. Z<sub>OUT</sub> is defined at the output pins as (0.94V 0.90V)/(I<sub>0.94</sub> I<sub>0.90</sub>) under conditions specified for I<sub>OL, ABS</sub>.



## **AC Electrical Specification**

The AC Electrical specifications follow. [6]

| Parameter                        | Description  | Min  | Тур  | Max  | Unit               |
|----------------------------------|--|------|------|------|--------------------|
| t <sub>CYCLE</sub>               | Clock Cycle time <sup>[19]</sup>   | 1.25 |      | 3.34 | ns                 |
| t <sub>JIT(cc)</sub>             | Jitter over 1-6 clock cycles at 400–635 MHz <sup>[20]</sup>  | _    | 25   | 40   | ps                 |
|                                  | Jitter over 1-6 clock cycles at 638–667 MHz  | -    | 25   | 30   | ps                 |
| L <sub>20</sub>                  | Phase noise SSB spectral purity L(f) at 20 MHz offset: $400-500$ MHz (In addition, device must not exceed L(f) = $10\log[1+(50x10^6/f)^{2.4}]-138$ for f = 1 MHz to $100$ MHz except for the region near f = REFCLK/Q where Q is the value of the internal reference divider.) | П    | -135 | -128 | dBC/Hz             |
| t <sub>JIT(hper,cc)</sub>        | Cycle-to-cycle duty cycle error at 400–635 MHz   | -    | 25   | 40   | ps                 |
|                                  | Cycle-to-cycle duty cycle error at 636–667 MHz   | -    | 25   | 30   | ps                 |
| $\Delta t_{\sf SKEW}$            | Drift in t <sub>SKEW</sub> when ambient temperature varies between 0°C and 70°C and supply voltage varies between 2.375V and 2.625V. <sup>[21]</sup>   |      | _    | 15   | ps                 |
| DC                               | Long term average output duty cycle  |      | 50   | 55%  | t <sub>CYCLE</sub> |
| t <sub>EER,SCC</sub>             | PLL output phase error when tracking SSC   |      | _    | 100  | ps                 |
| t <sub>CR</sub> ,t <sub>CF</sub> | Output rise and fall times at 400–667 MHz (measured at 20%–80% of output voltage)  |      | 150  | _    | ps                 |
| t <sub>CR,CF</sub>               | Difference between output rise and fall times on the same pin of the single device (20%–80%) of 400–667 MHz <sup>[22]</sup>  |      | _    | 100  | ps                 |


#### Table 9. SMBus Timing Specification

| Parameter | Description  | Min | Max     | Units                           |  |
|-----------|--|-----|---------|---------------------------------|--|
| FSMB      | SMBus Operating Frequency  | 10  | 100 kHz |                                 |  |
| TBUF      | Bus free time between Stop and Start Condition 4.7 μs  |     |         |                                 |  |
| THD:STA   | Hold time after (Repeated) Start Condition.  After this period, the first clock is generated.  4.0 |     |         | μs                              |  |
| TSU:STA   | Repeated Start Condition setup time  | 4.7 |         | μ\$                             |  |
| TSU:STO   | Stop Condition setup time  | 4.0 |         | μS                              |  |
| THD:DAT   | Data Hold time   | 0   |         | ns                              |  |
| TSU:DAT   | Data Setup time  | 250 |         | ns                              |  |
| TTIMEOUT  | Detect clock low timeout   |     |         | Not supported                   |  |
| TLOW      | Clock low period   | 4.7 |         | μ\$                             |  |
| THIGH     | Clock high period  | 4.0 | 50      | μS                              |  |
| TLOW:SEXT | Cumulative clock low extend time (slave device)  |     | 25      | ms<br>CY24272 doesn't<br>extend |  |
| TLOW:MEXT | Cumulative clock low extend time (master device)   |     | 10      | ms                              |  |
| TF        | Clock/Data Fall Time   |     | 300     | ns                              |  |
| TR        | Clock/Data Rise Time   |     | 1000    | ns                              |  |
| TPOR      | Time in which a device must be operational after power on reset                                    |     | 500     | ms                              |  |



#### **Test and Measurement Setup**

Figure 3. Clock Outputs



## Example External Resistor Values and Termination Voltages for a $50\Omega$ Channel

| Parameter       | Value | Unit |
|-----------------|-------|------|
| R <sub>1</sub>  | 33.0  | Ω    |
| $R_2$           | 18.0  | Ω    |
| R <sub>3</sub>  | 17.0  | Ω    |
| R <sub>T1</sub> | 60.4  | Ω    |
| R <sub>T2</sub> | 301   | Ω    |
| C <sub>S</sub>  | 2700  | pF   |
| R <sub>RC</sub> | 432   | Ω    |
| V <sub>TS</sub> | 2.5V  | V    |
| V <sub>T</sub>  | 1.2V  | V    |

#### **Signal Waveforms**

A physical signal that appears at the pins of a device is deemed valid or invalid depending on its voltage and timing relations with other signals. Input and output voltage waveforms are defined as shown in Figure 4 on page 11. Both rise and fall times are defined between the 20% and 80% points of the voltage swing, with the swing defined as  $V_H\!\!-\!\!V_L$ .

Figure 5 on page 11 shows the definition of the output crossing point. The nominal crossing point between the complementary outputs is defined as the 50% point of the DC voltage levels. There are two crossing points defined: Vx+ at the rising edge of CLK and Vx– at the falling edge of CLK. For some waveforms, both Vx+ and Vx– are below Vx,nom (for example, if  $t_{CR}$  is larger than  $t_{CF}$ ).

#### **Jitter**

This section defines the specifications that relate to timing uncertainty (or jitter) of the input and output waveforms. Figure 6 on page 11 shows the definition of cycle-to-cycle jitter with respect to the falling edge of the CLK signal. Cycle-to-cycle jitter is the difference between cycle times of adjacent cycles. Equal requirements apply rising edges of the CLK signal. Figure 7 on page 11 shows the definition of cycle-to-cycle duty cycle error ( $t_{DC,ERR}$ ). Cycle-to-cycle duty cycle is defined as the difference between  $t_{PW+}$  (high times) of adjacent differential clock cycles. Equal requirements apply to  $t_{PW-}$ , low times of the differential click cycles.

<sup>19.</sup> Max and min output clock cycle times are based on nominal outputs frequency of 300 and 667 MHz, respectively. For spread spectrum modulated differential or single-ended REFCLK, the output clock tracks the modulation of the input.

<sup>20.</sup> Output short term jitter spec is the absolute value of the worst case deviation.

<sup>21.</sup> t<sub>SKEW</sub> is the timing difference between any two of the four differential clocks and is measured at common mode voltage. Δt<sub>SKEW</sub> is the change in t<sub>SKEW</sub> when the operating temperature and supply voltage change.

<sup>22.</sup> t<sub>CR,CF</sub> applies only when appropriate R<sub>RC</sub> and output resistor network resistor values are selected to match pull up and pull down currents.



Figure 4. Input and Output Waveforms




Figure 5. Crossing Point Voltage






Figure 6. Cycle-to-cycle Jitter



 $t_{J} = t_{CYCLE,i} - t_{CYCLE,i+1 \text{ over } 10,000 \text{ consecutive cycles}}$ 

Figure 7. Cycle-to-cycle Duty-cycle Error



$$t_{DC,ERR} = t_{PW}(i) - t_{PW}(i+1)$$
 and  $t_{PW}(i+1) - t_{PW}(i+1)$ 





#### **Ordering Information**

| Part Number | Package Type                 | Product Flow            |
|-------------|------------------------------|-------------------------|
| Pb-Free     |                              |                         |
| CY24272ZXC  | 28-pin TSSOP                 | Commercial, 0°C to 70°C |
| CY24272ZXCT | 28-pin TSSOP – Tape and Reel | Commercial, 0°C to 70°C |

## **Package Drawing and Dimension**

Figure 8. 28-Pin Thin Shrunk Small Outline Package (4.40-mm Body) ZZ28





51-85120-\*A



#### **Document History Page**

| Document Title: CY24272 Rambus <sup>®</sup> XDR <sup>™</sup> Clock Generator with Zero SDA Hold Time Document Number: 001-42414 |  |         |  |  |
|---|--|---------|--|--|
| REV.  | ECN NO. Issue Date Orig. of Change Description of Change |         |  |  |
| **  | 1749003  | See ECN |  | New data sheet No 8 or 15/2 multipliers or 133MHz * 4 option Max frequency is 667MHz |

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-42414 Rev. \*\*

Revised November 9, 2007

Page 13 of 13

PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I²C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips. Spread Aware is a trademark of Cypress Semiconductor Corporation. Rambus is a registered trademark, and XDR is a trademark, of Rambus Inc. All products and company names mentioned in this document may be the trademarks of their respective holders.